Selective re-programming of analog memory cells

ABSTRACT

A method for data storage includes defining, in a memory that includes multiple analog memory cells, an erased state, a set of non-erased programming states and a partial subset of the non-erased programming states. Data is initially stored in a first group of the analog memory cells by programming each of at least some of the memory cells in the first group from the erased state to a respective non-erased programming state selected from the set of non-erased programming states. After initially storing the data, a second group of the analog memory cells, which potentially cause interference to the first group, is programmed. After programming the second group, the first group is selectively re-programmed with the data by repeating programming of only the memory cells in the first group whose respective programming states belong to the partial subset.

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a continuation of U.S. patent application Ser. No. 13/539,759, filed Jul. 2, 2012, now U.S. Pat. No. 8,787,080, issued Jul. 22, 2014, which is a continuation of U.S. patent application Ser. No. 12/758,003, filed Apr. 11, 2010, now U.S. Pat. No. 8,238,157, issued Aug. 7, 2012, which claims the benefit of U.S. Provisional Patent Application No. 61/218,080, filed Jun. 18, 2009, and U.S. Provisional Patent Application No. 61/168,604, filed Apr. 12, 2009, whose disclosures are incorporated herein by reference.

TECHNICAL FIELD

Embodiments described herein relate generally to memory devices, and particularly to methods and systems for re-programming analog memory cells.

BACKGROUND

Several types of memory devices, such as Flash memories, use arrays of analog memory cells for storing data. Each analog memory cell stores a quantity of an analog value, also referred to as a storage value, such as an electrical charge or voltage. This analog value represents the information stored in the cell. In Flash memories, for example, each analog memory cell holds a certain amount of electrical charge. The range of possible analog values is typically divided into intervals, each interval corresponding to one or more data bit values. Data is written to an analog memory cell by writing a nominal analog value that corresponds to the desired bit or bits.

Some memory devices, commonly referred to as Single-Level Cell (SLC) devices, store a single bit of information in each memory cell, i.e., each memory cell can be programmed to assume two possible programming levels. Higher-density devices, often referred to as Multi-Level Cell (MLC) devices, store two or more bits per memory cell, i.e., can be programmed to assume more than two possible programming levels.

Flash memory devices are described, for example, by Bez et al., in “Introduction to Flash Memory,” Proceedings of the IEEE, volume 91, number 4, April, 2003, pages 489-502, which is incorporated herein by reference. Multi-level Flash cells and devices are described, for example, by Eitan et al., in “Multilevel Flash Cells and their Trade-Offs,” Proceedings of the 1996 IEEE International Electron Devices Meeting (IEDM), New York, N.Y., pages 169-172, which is incorporated herein by reference. The paper compares several kinds of multilevel Flash cells, such as common ground, DINOR, AND, NOR and NAND cells.

Eitan et al., describe another type of analog memory cell called Nitride Read Only Memory (NROM) in “Can NROM, a 2-bit, Trapping Storage NVM Cell, Give a Real Challenge to Floating Gate Cells?” Proceedings of the 1999 International Conference on Solid State Devices and Materials (SSDM), Tokyo, Japan, Sep. 21-24, 1999, pages 522-524, which is incorporated herein by reference. NROM cells are also described by Maayan et al., in “A 512 Mb NROM Flash Data Storage Memory with 8 MB/s Data Rate”, Proceedings of the 2002 IEEE International Solid-State Circuits Conference (ISSCC 2002), San Francisco, Calif., Feb. 3-7, 2002, pages 100-101, which is incorporated herein by reference. Other exemplary types of analog memory cells are Floating Gate (FG) cells, Ferroelectric RAM (FRAM) cells, magnetic RAM (MRAM) cells, Charge Trap Flash (CTF) and phase change RAM (PRAM, also referred to as Phase Change Memory—PCM) cells. FRAM, MRAM and PRAM cells are described, for example, by Kim and Koh in “Future Memory Technology including Emerging New Memories,” Proceedings of the 24^(th) International Conference on Microelectronics (MIEL), Nis, Serbia and Montenegro, May 16-19, 2004, volume 1, pages 377-384, which is incorporated herein by reference.

BRIEF SUMMARY

An embodiment provides a method for data storage, including:

-   -   in a memory that includes multiple analog memory cells, defining         an erased state, a set of non-erased programming states and a         partial subset of the non-erased programming states;     -   initially storing data in a first group of the analog memory         cells by programming each of at least some of the memory cells         in the first group from the erased state to a respective         non-erased programming state selected from the set of non-erased         programming states;     -   after initially storing the data, programming a second group of         the analog memory cells, which potentially cause interference to         the first group; and     -   after programming the second group, selectively re-programming         the first group with the data by repeating programming of only         the memory cells in the first group whose respective programming         states belong to the partial subset.

In some embodiments, initially storing the data includes writing respective storage values into the memory cells in the first group and verifying the written storage values using first verification thresholds, and selectively re-programming the first group includes re-writing the storage values that are associated with the partial subset, and verifying the re-written storage values using second verification thresholds, higher than the corresponding first verification thresholds. In an embodiment, programming the memory cells includes writing respective storage values into the memory cells, and defining the partial subset includes including in the partial subset at least a non-erased programming state corresponding to a lowest range of the analog values among the non-erased memory states. In a disclosed embodiment, programming the memory cells includes writing respective storage values into the memory cells, and defining the partial subset includes including in the partial subset at least a non-erased programming state corresponding to a highest range of the analog values among the non-erased memory states.

In some embodiments, the method includes programming the second group with dummy data responsively to detecting that programming of the second group is postponed, so as to cause re-programming of the first group. In an embodiment, detecting that the programming of the second group is postponed includes detecting that a time that elapsed since the programming of the second group exceeds a predefined maximum value. In another embodiment, detecting that the programming of the second group is postponed includes determining that shut-off of electrical power is imminent.

In a disclosed embodiment, upon preparing to read the data from the first group, the method includes applying a corrective action to the first group responsively to detecting that that the first group was not re-programmed. Applying the corrective action may include programming the second group with dummy data, so as to cause re-programming of the first group. Additionally or alternatively, applying the corrective action may include sensing at least one analog value that was written into a respective analog memory cell in the first group and has become negative. Further additionally or alternatively, applying the corrective action may include applying one or more programming pulses to at least one of the memory cells in the first group.

There is additionally provided, in accordance with an embodiment of the present invention, apparatus for data storage, including:

-   -   a memory, which includes multiple analog memory cells; and     -   circuitry, which is configured to define an erased state, a set         of non-erased programming states and a partial subset of the         non-erased programming states, to initially store data in a         first group of the analog memory cells by programming each of at         least some of the memory cells in the first group from the         erased state to a respective non-erased programming state         selected from the set of non-erased programming states, to         program a second group of the analog memory cells, which         potentially cause interference to the first group, after         initially storing the data, and, after programming the second         group, to selectively re-program the first group with the data         by repeating programming of only the memory cells in the first         group whose respective programming states belong to the partial         subset.

The present invention will be more fully understood from the following detailed description of the embodiments thereof, taken together with the drawings in which:

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a block diagram that schematically illustrates a memory system, in accordance with an embodiment;

FIGS. 2A-2C are graphs showing programming states and threshold voltage distributions in a group of analog memory cells, in accordance with various embodiments;

FIG. 3 is a flow chart that schematically illustrates a method for selective re-programming of analog memory cells, in accordance with an embodiment;

FIG. 4 is a diagram that schematically illustrates a partially-programmed memory block, in accordance with an embodiment; and

FIG. 5 is a flow chart that schematically illustrates a method for data readout from a partially-programmed memory block, in accordance with an embodiment.

DETAILED DESCRIPTION OF EMBODIMENTS Overview

Data storage in analog memory cells is typically performed by writing a respective analog value (also referred to as storage value) to each memory cell. The storage operation programs at least some of the memory cells from an erased state to respective non-erased programming states, selected from a predefined set of programming states. (The erased state is also regarded herein as a programming state. Programming states other than the erased state are referred to as non-erased programming states.) Data readout typically involves reading the analog values from the memory cells and determining, based on the read analog values, the programming state of each memory cell. In practical memory devices, however, a given memory cell may suffer from interference from other memory cells, and this interference may cause read errors. Typically, the interference is caused by cross-coupling from neighboring memory cells.

Embodiments of the present invention that are described hereinbelow provide improved methods and systems for programming analog memory cells. The disclosed techniques reduce interference effects by programming a group of memory cells in two phases. The first phase is performed before programming of potentially-interfering memory cells. The second phase, which is referred to as re-programming, is performed after the potentially-interfering memory cells are programmed. The second programming phase comprises an iterative process, which applies programming pulses to the memory cells until the analog values of the memory cells reach certain verification thresholds. Since the second programming phase is performed after the potential interference is already present, the iterative programming and verification process inherently compensates for the interference.

In some cases, however, two-phase programming may cause performance degradation. For example, the verification thresholds used during the second programming phase are typically higher than the respective verification thresholds used in the first programming phase. The need to assign different verification thresholds to the two phases increases the overall range of analog values. As a result, memory cells are more likely to suffer from over-programming, because the analog values may reach higher maximum values. The likelihood of analog values drifting below zero and becoming unreadable may also increase, for example when one of the programming states is assigned analog voltages that are closer to 0V. In other cases, the separation between adjacent memory states may be reduced, thus increasing the likelihood of read errors.

In some embodiments, performance degradation is reduced by defining a partial subset of the non-erased programming states, and applying the second programming phase selectively, only to the memory cells whose programming states belong to the partial subset. Programming states that are outside the predefined subset are programmed only in the first programming phase. Re-programming may be omitted, for example, for the lowest and highest non-erased programming states (i.e., the non-erased programming states corresponding to the lowest and highest analog values). By applying re-programming only to a predefined subset of the non-erased programming states, only the programming states in the subset typically have different verification thresholds for the first and second phases. As a result, the overall range of analog voltages can be reduced, and the separation between adjacent programming states can be increased.

System Description

FIG. 1 is a block diagram that schematically illustrates a memory system 20, in accordance with an embodiment of the present invention. System 20 can be used in various host systems and devices, such as in computing devices, cellular phones or other communication terminals, removable memory modules (“disk-on-key” devices), Solid State Disks (SSD), digital cameras, music and other media players and/or any other system or device in which data is stored and retrieved.

System 20 comprises a memory device 24, which stores data in a memory cell array 28. The memory array comprises multiple analog memory cells 32. In the context of the present patent application and in the claims, the term “analog memory cell” is used to describe any memory cell that holds a continuous, analog value of a physical parameter, such as an electrical voltage or charge. Array 28 may comprise analog memory cells of any kind, such as, for example, NAND, NOR and Charge Trap Flash (CTF) Flash cells, phase change RAM (PRAM, also referred to as Phase Change Memory—PCM), Nitride Read Only Memory (NROM), Ferroelectric RAM (FRAM), magnetic RAM (MRAM) and/or Dynamic RAM (DRAM) cells.

The charge levels stored in the cells and/or the analog voltages or currents written into and read out of the cells are referred to herein collectively as analog values or storage values. Although the embodiments described herein mainly address threshold voltages, the methods and systems described herein may be used with any other suitable kind of storage values.

System 20 stores data in the analog memory cells by programming the cells to assume respective memory states, which are also referred to as programming levels. The programming states are selected from a finite set of possible states, and each programming state corresponds to a certain nominal storage value. For example, a 2 bit/cell MLC can be programmed to assume one of four possible programming states by writing one of four possible nominal storage values into the cell.

Memory device 24 comprises a reading/writing (R/W) unit 36, which converts data for storage in the memory device to analog storage values and writes them into memory cells 32. In alternative embodiments, the R/W unit does not perform the conversion, but is provided with voltage samples, i.e., with the storage values for storage in the cells. When reading data out of array 28, R/W unit 36 converts the storage values of memory cells 32 into digital samples having a resolution of one or more bits. Data is typically written to and read from the memory cells in groups that are referred to as pages. In some embodiments, the R/W unit can erase a group of cells 32 by applying one or more negative erasure pulses to the cells.

The storage and retrieval of data in and out of memory device 24 is performed by a Memory Signal Processor (MSP) 40. MSP 40 comprises an interface 44 for communicating with memory device 24, and a signal processing unit 48, which processes the data that is written into and read from device 24. In some embodiments, unit 48 encodes the data for storage using a suitable Error Correction Code (ECC) and decodes the ECC of data retrieved from the memory. In some embodiments, unit 48 produces the storage values for storing in the memory cells and provides these values to R/W unit 36. Alternatively, unit 48 provides the data for storage, and the conversion to storage values is carried out by the R/W unit internally to the memory device. Alternatively to using an MSP, the methods described herein can be carried out by any suitable type of memory controller.

MSP 40 communicates with a host 52, for accepting data for storage in the memory device and for outputting data retrieved from the memory device. MSP 40, and in particular unit 48, may be implemented in hardware. Alternatively, MSP 40 may comprise a microprocessor that runs suitable software, or a combination of hardware and software elements.

The configuration of FIG. 1 is an exemplary system configuration, which is shown purely for the sake of conceptual clarity. Any other suitable memory system configuration can also be used. Elements that are not necessary for understanding the principles of the present invention, such as various interfaces, addressing circuits, timing and sequencing circuits and debugging circuits, have been omitted from the figure for clarity.

In the exemplary system configuration shown in FIG. 1, memory device 24 and MSP 40 are implemented as two separate Integrated Circuits (ICs). In alternative embodiments, however, the memory device and the MSP may be integrated on separate semiconductor dies in a single Multi-Chip Package (MCP) or System on Chip (SoC), and may be interconnected by an internal bus. Further alternatively, some or all of the MSP circuitry may reside on the same die on which the memory array is disposed. Further alternatively, some or all of the functionality of MSP 40 can be implemented in software and carried out by a processor or other element of the host system. In some embodiments, host 44 and MSP 40 may be fabricated on the same die, or on separate dies in the same device package.

In some embodiments, MSP 40 (or other memory controller that carries out the methods described herein) comprises a general-purpose processor, which is programmed in software to carry out the functions described herein. The software may be downloaded to the processor in electronic form, over a network, for example, or it may, alternatively or additionally, be provided and/or stored on non-transitory tangible media, such as magnetic, optical, or electronic memory.

In an example configuration of array 28, memory cells 32 are arranged in multiple rows and columns, and each memory cell comprises a floating-gate transistor. The gates of the transistors in each row are connected by word lines, and the sources of the transistors in each column are connected by bit lines. The memory array is typically divided into multiple pages, i.e., groups of memory cells that are programmed and read simultaneously. Pages are sometimes sub-divided into sectors. In some embodiments, each page comprises an entire row of the array. In alternative embodiments, each row (word line) can be divided into two or more pages. For example, in some devices each row is divided into two pages, one comprising the odd-order cells and the other comprising the even-order cells. In a typical implementation, a two-bit-per-cell memory device may have four pages per row, a three-bit-per-cell memory device may have six pages per row, and a four-bit-per-cell memory device may have eight pages per row.

Erasing of cells is usually carried out in blocks that contain multiple pages. Such blocks are referred to herein as erasure blocks or memory blocks. Typical memory devices may comprise several thousand erasure blocks. In a typical two-bit-per-cell MLC device, each erasure block is on the order of 32 word lines, each comprising several tens of thousands of cells. Each word line of such a device is often partitioned into four pages (odd/even order cells, least/most significant bit of the cells). Three-bit-per cell devices having 32 word lines per erasure block would have 192 pages per erasure block, and four-bit-per-cell devices would have 256 pages per block. Alternatively, other block sizes and configurations can also be used. Some memory devices comprise two or more separate memory cell arrays, often referred to as planes. Since each plane has a certain “busy” period between successive write operations, data can be written alternately to the different planes in order to increase programming speed.

In some embodiments, R/W unit 36 programs memory cells 32 using an iterative Program and Verify (P&V) process. In a typical P&V process, an entire group of memory cells (e.g., a word line) is programmed by applying a sequence of programming pulses to the memory cells in the group. The storage values programmed in the cells are read after each pulse and compared (“verified”) with one or more verification thresholds. The programming iterations continue selectively only for memory cells that have not yet reached the desired levels.

Re-Programming of Selected Memory States

FIGS. 2A-2C are graphs showing programming states and threshold voltage distributions for several example re-programming schemes, in accordance with embodiments of the present invention. These examples refer to a group (e.g., a word line) of four-level memory cells, each memory cell storing two bits of data. Each memory cell in the group can be programmed to one of four programming states 60A . . . 60D, representing two-bit combinations “11”, “10”, “00” and “01”, respectively. Programming state 60A, also represents erased memory cells, and is referred to herein as an erased state. States 60B-60D in this example are referred to as non-erased states. Typically although not necessarily, the memory cells that are associated with the erased state have negative threshold voltages, and the memory cells that are associated with the non-erased states have positive threshold voltages.

FIG. 2A shows an example in which re-programming is applied to all three non-erased programming states. This example is depicted herein as a reference, in order to demonstrate the advantages of the disclosed techniques. In the example of FIG. 2A, the memory cells in the group are initially erased, i.e., associated with state 60A. At this stage, the threshold voltages of the memory cells are distributed in accordance with a distribution 64.

In a first programming phase, each memory cell is programmed with two data bits, i.e., to one of the four states 60A . . . 60D. Programming typically comprises an iterative P&V process. (Memory cells that are programmed with “11” do not receive programming pulses and thus remain at state 60A.) The first programming phase is designed so that the threshold voltages of the memory cells associated with non-erased states 60B . . . 60D are distributed in accordance with distributions 68A . . . 68C, respectively. The memory cells associated with state 60A remain distributed according to distribution 64.

The first programming phase is carried out before programming of at least some of the memory cells that potentially cause interference to the cell group in question. After the first programming phase, the potentially-interfering memory cells (e.g., a neighboring word line) are programmed. A second programming phase is performed after the potentially-interfering memory cells are programmed.

In the second programming phase (“a re-programming phase”), the threshold voltages of the memory cells that are associated with non-erased states 60B . . . 60D are increased. After the second programming phase, the threshold voltages of the memory cells associated with non-erased states 60B . . . 60D are distributed in accordance with distributions 72A . . . 72C, respectively. The second programming phase is typically performed using an iterative P&V process.

Since the second programming phase is performed while the interference from neighboring memory cells is already present, the second programming phase inherently compensates for this interference. Typically, the average increase in threshold voltage (the displacement of distributions 72A . . . 72C relative to distributions 68A . . . 68C, respectively) depends on the amount of expected interference that is to be compensated for.

As can be seen in FIG. 2A, each non-erased state that is programmed in two phases is associated with a relatively large interval on the threshold voltage axis. These large intervals are important, for example, when the memory cells are subjected to a long retention period after performing only the first programming phase. In particular, state 60B may occupy a range of relatively small positive threshold voltages. In this scenario, the likelihood of threshold voltages in state 60B drifting below 0V and becoming unreadable may increase. Additionally or alternatively, the overall range of threshold voltages (sometimes referred to as “voltage window”) is increased. A large voltage window may increase the likelihood of over-programming memory cells.

The effect on the voltage window caused by re-programming can be seen in the example of FIG. 2A. In this example, the final desired positions of programming states 60B . . . 60D are at distributions 72A . . . 72C, respectively. In the first programming phase, the memory cells are programmed to distributions 68A . . . 68C. In the second programming phase, the memory cells are re-programmed to the final distributions 72A . . . 72C. The average displacement of distributions 72A . . . 72C relative to distributions 68A . . . 68C, respectively, is denoted d. If only the first programming phase is executed, and then the memory cells are subject to a retention period, the data still needs to be retained reliably. Therefore, the lowest edge of distribution 68A should have sufficient margin above 0V. Typically, the lowest edge of distribution 68A is positioned at a similar value to the case in which re-programming is not applied to programming state 60B. Distributions 72A . . . 72C (the final positions of states 60B . . . 60D) are shifted by d relative to this position. Thus, the re-programming operation causes an increase of d in the voltage window.

FIGS. 2B and 2C show examples of selective re-programming schemes, in accordance with embodiments of the present invention. In these schemes, system 20 programs only a partial subset of the non-erased programming states using two programming phases. The system programs one or more of the non-erased programming states using a single programming phase, i.e., without re-programming.

In the example of FIG. 2B, non-erased programming states 60C and 60D are programmed using two programming phases, as described above. Non-erased programming state 60B, on the other hand, is programmed using a single programming phase. As can be seen in the figures, the range of threshold voltages occupied by state 60B in FIG. 2B is narrower than the range of threshold voltages occupied by this state in FIG. 2A. As a result, state 60B in FIG. 2B is positioned further away from 0V in comparison with state 60B in FIG. 2A. Therefore, the scheme of FIG. 2B has a lower likelihood that threshold voltages of memory cells in state 60B will drift below 0V and become unreadable.

In the alternative example of FIG. 2C, only state 60C is programmed using two programming phases. States 60B and 60D are programmed using a single programming phase. As a result, the threshold voltage ranges occupied by states 60B and 60D in FIG. 2B are narrower than the corresponding ranges occupied by these states in FIG. 2A. Refraining from re-programming the highest programming state (state 60D) is sometimes advantageous for a number of reasons. For example, the programming sequence is typically faster, since the programming pulses do not need to reach the high end of the voltage window. Additionally, interference that affects this state typically does not cause read errors, since there is no adjacent programming state above it.

As can be seen in FIGS. 2B and 2C, in the first programming phase, programming states 60B and 60C occupy threshold voltage ranges that are relatively close to one another (see the relatively small separation between distributions 72A and 68B). Nevertheless, this separation does not cause performance degradation because at this stage (after the first programming phase) the memory cells are subject to little or no interference. In this situation, small separation between the programming states is typically sufficient. When interference appears (as a result of programming the neighboring memory cells), it is immediately compensated for by the second programming phase. Thus, there is no situation in which programming states 60B and 60C are read when their threshold voltage distributions are too close apart.

System 20 can use the narrower threshold voltage ranges in the schemes of FIGS. 2B and 2C to (1) further increase the distance of state 60B from 0V, (2) increase the separation between adjacent programming states, and/or (3) reduce the maximum threshold voltage reached by state 60D.

As noted above, the first and second programming phases may be implemented using iterative Programming and Verification (P&V) processes. In some embodiments, system 20 programs the memory cells to different threshold voltage distributions in the first and second programming phases by using a different set of verification thresholds in each programming phase.

Consider, for example, programming state 60C in FIG. 2B. In the first programming phase, system 20 programs the memory cells associated with state 60C to reach distribution 68B by verifying the cell threshold voltages using a verification threshold denoted V_(2A). In the second programming phase, system 20 programs the memory cells associated with this state to reach distribution 72B by using a higher verification threshold V_(2B). The memory cells of state 60D (FIG. 2B) undergo a similar process: In the first programming phase, system 20 programs these memory cells using a verification threshold V_(3A), so as to produce distribution 68C. In the second programming phase, system 20 programs the memory cells of state 60D using a higher verification threshold V_(3B), so as to produce distribution 72C.

For programming states that are programmed in a single programming phase, i.e., without re-programming, system 20 uses a single verification threshold. See, for example, state 60B in FIG. 2B, which is programmed using a single verification threshold V_(1A). State 60D in FIG. 2C, too, is programmed using only verification threshold V_(3A).

Re-programming of a given programming state is performed using a higher verification threshold in order to compensate for interference, and particularly since the cell threshold voltages can only be increased and not decreased. Consider, for example, interference that occurs after the first programming phase and causes an increase in the cell threshold voltage. If the verification threshold of the second programming phase is higher than this increased threshold voltage, then the re-programming operation will be able to compensate for the interference. Otherwise, i.e., if the difference between the verification thresholds in the first and second programming phases is too small, some or even all of the interference may not be compensated for.

In some embodiments, system 20 can implement the selective re-programming scheme described herein by applying both the first and the second programming phases to all the memory cells in the group. In these embodiments, the verification thresholds are increased between the first and the second programming phases only for the programming states in which re-programming is employed. For the programming states in which re-programming is omitted, the verification thresholds are not increased between the first and the second programming phases.

The examples of FIGS. 2B and 2C refer to four-level memory cells. This choice, however, is made purely by way of example. In alternative embodiments, the selective re-programming schemes described herein can be used with memory cells having any desired number of programming states, such as eight-level or sixteen-level memory cells. In alternative embodiments, any other suitable subset of the non-erased programming states can be chosen for re-programming.

Note that the second programming phase in the disclosed techniques does not write additional data into the memory cells beyond the data that was programmed by the first programming phase (i.e., it does not modify the programming states of the memory cells). Rather, the second programming phase shifts the cell threshold voltages within the same programming states in order to compensate for interference. The disclosed two-phase schemes should be distinguished from programming schemes that program additional data into the memory cells (and thus modify the programming states of the memory cells) in subsequent programming stages.

The selective re-programming schemes described herein can be applied by MSP 40, by R/W unit 36 in memory device 24, or jointly by the R/W unit and MSP. The element or elements performing these functions, in hardware and/or in software, are sometimes referred to herein as circuitry that carries out the methods described herein.

FIG. 3 is a flow chart that schematically illustrates a method for selective re-programming of analog memory cells, in accordance with an embodiment of the present invention. The method begins with system 20 initially programming a group of memory cells 32, in the present example a word line that is referred to as a target word line, at a first phase programming step 80. In the first programming phase, system 20 applies an iterative P&V process that uses certain verification thresholds, so as to reach the desired threshold voltage distributions.

After the first programming phase, system 20 programs a group of memory cells that potentially cause interference to the target word line, at an interfering cell programming step 84. In the present example, system 20 programs an adjacent word line, whose memory cells potentially cause interference to the target word line.

After programming the adjacent word line, system 20 selectively re-programs the memory cells of the target word line, at a second phase programming step 88. In the second programming phase, system 20 re-programs only the memory cells that are associated with a predefined partial subset of the non-erased programming states. In the schemes of FIGS. 2B and 2C above, the non-erased programming states comprise states 60B . . . 60D. In the example of FIG. 2B, the partial subset comprises only states 60C and 60D. In the example of FIG. 2C, the partial subset comprises only state 60C. When re-programming the memory cells in a given non-erased programming state, system 20 uses a higher verification threshold than the verification threshold that was used to program these memory cells in the first programming phase.

In the example embodiments described herein, the interference is caused by memory cells in an adjacent word line. This sort of interference is sometimes referred to as vertical interference. The disclosed techniques, however, can be used to compensate for interference that is caused by any other group of memory cells, not necessarily in an adjacent word line. In some embodiments, interference may be caused by memory cells in the same word line as the interference group of memory cells. This sort of interference is sometimes referred to as horizontal interference. For example, in some memory devices a given page is stored in the even-order memory cells of a given word line, and another page is stored in the odd-order memory cells of the same word line. Interference may be caused from the odd-order cells to the even-order cells, or vice versa.

Readout from Partially-Programmed Memory Blocks

In some embodiments, array 28 is partitioned into multiple memory blocks, also referred to as erasure blocks or simply blocks. Each block comprises multiple word lines. When storing data in a given block, system 20 typically programs the word lines of the block in sequential order.

When using the selective re-programming schemes described above, system 20 typically programs the block in the following order:

-   -   Apply the first programming phase to word line N.     -   Apply the first programming phase to word line N+1.     -   Go back and apply the second programming phase to word line N.     -   Apply the second programming phase to word line N+1.     -   Apply the first programming phase to word line N+2.     -   Continue programming in the same manner, until filling the         block.

Other programming orders can also be used. Certain aspects of using different word line programming orders are addressed in PCT International Publication WO 2009/037691, whose disclosure is incorporated herein by reference.

In practice, however, programming of a given block may terminate before all the word lines of the block are programmed. For example, the stored data may not occupy an entire block or an integer number of blocks. As another example, electrical power may be removed from system 20 before all the word lines of the block are programmed. Alternatively, system 20 may not complete the programming of all word lines in the block for any other reason.

In particular, if word line N+1 is not programmed, then the above-described programming sequence may not continue, and word line N may not be re-programmed. In some embodiments, re-programming of word line N is performed immediately after first-phase programming of word line N+1, often in the same programming command from the user's perspective. If programming stops after first-phase programming of word line N, this word line will not be re-programmed.

In other words, when the programming of a certain block stops before all its word lines are programmed, the last-programmed word line in the block may remain programmed using only the first programming phase. Referring to FIG. 2B, for example, the threshold voltages in the last-programmed word line may be distributed according to distributions 64, 72A, 68B and 68C, instead of 64, 72A, 72B and 72C. In particular, threshold voltages of memory cells belonging to the lowest non-erased state (state 60B in the example of FIGS. 2A-2C) may drift below 0V after retention.

Even if word line N+1 were re-programmed at this stage, the re-programming operation would occur when the interference from the next word line is not present, and therefore cannot compensate for the interference. Attempting to read such a word line may cause read errors. In some embodiments, system 20 (typically MSP 40) takes measures to correct the programming of the last-programmed word line in a partially-programmed block.

(In some MLC devices, each word line stores multiple pages, which are not necessarily programmed at the same time. In some embodiments, a word line is considered the last-programmed word line in the block if the next word line is not programmed at all. In other embodiments, a word line is considered the last-programmed word line in the block if the next word line is not fully-programmed with all the possible pages. Further alternatively, the last-programmed word line in the block may be defined as the word line that holds the most-recently-programmed page in the block.)

For example, system 20 may program the word line that follows the last-programmed word line artificially with dummy data. In some embodiments, artificial programming of word line N+1 by MSP 40 causes memory device 24 to re-program word line N. The MSP may program word line N+1 with constant data, with a fixed data pattern, with random data, or with any other suitable data. In an example embodiment, the MSP programs word line N+1 with a pattern that generates peak interference. Such patterns typically perform better in increasing the threshold voltages of word line N above zero. The artificial programming wastes word line N+1, but on the other hand enables re-programming of word line N.

FIG. 4 is a diagram that schematically illustrates a partially-programmed memory block, in accordance with an example embodiment of the present invention. FIG. 4 shows a memory block 90, which comprises multiple word lines denoted WL₁, WL₂, . . . A certain range 94, comprising word lines WL₁ . . . WL_(N), is programmed with data. A subsequent range 98, comprising the remaining word lines of the block, is not programmed. In order to cause memory device 24 to re-program the last-programmed word line WL_(N), MSP 40 artificially programs a word line 102 (WL_(N+1)) with dummy data.

System 20 may decide to program word line N+1 with dummy data in response to various conditions or events. For example, the MSP may measure the time that elapsed since programming of the last page in the block. If the elapsed time exceeds a certain value, the MSP may deduce that the block is likely to remain partially-programmed, and therefore decide to program word line N+1 with dummy data. As another example, the MSP may sense (or receive a notification) that the electrical power supply to system 20 is about to be shut-off. In order to prepare for power removal, the MSP may decide to program word line N+1 with dummy data and cause re-programming of word line N. Further alternatively, the MSP may decide to program word line N+1 with dummy data in response to any other suitable condition or event.

The description above refers to programming word line N+1 with dummy data when word line N is the last word line that is programmed in a partially-programmed block. Alternatively, however, system 20 may decide to program word line N+1 with dummy data upon detecting that the programming of word line N+1 is postponed for any other reason.

In alternative embodiments, the MSP performs certain corrective actions in order to read the last-programmed word line in a partially-programmed block, assuming that this word line did not undergo re-programming. These corrective actions are taken in preparation for reading the word line, sometimes long after programming. For example, the MSP may program the next word line (word line N+1) with dummy data. As explained above, this programming causes the memory device to go back and re-program word line N. In the present example, however, programming of word line N+1 is performed at readout time (possibly following a long retention period) and not at programming time.

As another example of a corrective action, the MSP may apply a readout process that senses the threshold voltages of the memory cells in word line N even if they are negative, i.e., have drifted below 0V. The MSP may use any suitable technique for sensing negative threshold voltages. Example methods are described in U.S. Patent Application Publication 2008/0181001, whose disclosure is incorporated herein by reference. This technique is particularly suitable for scenarios in which some of the cell threshold voltages have drifted below 0V over the retention period that elapsed since programming.

As yet another example of a corrective action, R/W unit may apply one or more programming pulses to word line N, in order to increase the threshold voltages of the memory cells and enable successful readout. Further alternatively, system 20 may apply any other suitable corrective action in order to enable successful readout of the last-programmed word line in a partially-programmed memory block.

The MSP may decide to apply the readout-time corrective actions for various reasons. For example, the MSP may maintain a list of blocks that are currently partially-programmed. If a block appears on this list, the MSP may conclude that corrective action is needed for reading the last-programmed word line of this block. In alternative embodiments, the memory device may provide one or more status flags for each word line, which indicate the programming status of the word line. The MSP may read these flags and determine whether the block has un-programmed word lines. As another example, when preparing to read a given word line, the MSP may attempt to read the next word line in the block and sense whether it is programmed or erased.

FIG. 5 is a flow chart that schematically illustrates a method for data readout from a partially-programmed memory block, in accordance with an embodiment of the present invention. The method begins with MSP 40 storing data in memory device 24, at a storage step 110. After a certain retention period, the MSP prepares to read data from a certain word line WL, at a read preparation step 114. In particular, the MSP checks whether this word line is the last-programmed word line in a partially-programmed block, at a checking step 118. If the word line is not the last-programmed word line in a partially-programmed block, the MSP assumes that the word line has been re-programmed properly. Therefore, the MSP proceeds to read the data from the word line, at a readout step 122. The MSP outputs the read data, at an output step 126.

If, on the other hand, the MSP determines that the word line is the last-programmed word line in a partially-programmed block, it may assume that this word line has not been re-programmed properly. Therefore, the MSP applies a corrective action, at a readout-time correction step 130. The MSP may apply any of the corrective actions described above, for example. After applying the corrective action, the MSP reads the word line, at readout step 122. The MSP then outputs the read data, at output step 126.

It will be appreciated that the embodiments described above are cited by way of example, and that the present invention is not limited to what has been particularly shown and described hereinabove. Rather, the scope of the present invention includes both combinations and sub-combinations of the various features described hereinabove, as well as variations and modifications thereof which would occur to persons skilled in the art upon reading the foregoing description and which are not disclosed in the prior art. 

The invention claimed is:
 1. An apparatus, comprising: an interface configured to communicate with a memory, wherein the memory includes a plurality of blocks, and each block of the plurality of blocks includes a plurality of word lines; and a processing unit configured to: select a first word line of the plurality of word lines of a given block; check an order in which the first word line was programmed; perform responsive to a determination that the first word line was programmed last in the given block, a correction process on the first word line; read stored data from the first word line to generate retrieved data responsive to a determination that the correction process has completed; and send the retrieved data to a host.
 2. The apparatus of claim 1, wherein to perform the correction process, the processing unit is further configured to program a second word line of the plurality of word lines with dummy data, wherein the second word line is adjacent to the first word line.
 3. The apparatus of claim 1, wherein to perform the correction process, the processing unit is further configured to determine if threshold voltages of memory cells coupled to the first word line are negative.
 4. The apparatus of claim 1, wherein to perform the correction process, the processing unit is further configured to apply at least one programming pulse to the first word line.
 5. The apparatus of claim 1, wherein to check the order in which the first word lines was programmed, the processing unit is further configured to check at least one status flag of a plurality of status flags, wherein each status flag of the plurality of status flags indicates a programming status of a respective word line of the plurality of word lines of the given block.
 6. The apparatus of claim 1, wherein the processing unit is further configured to decode an Error Correction Code (ECC) included in the stored data.
 7. A method, comprising: selecting, by a memory controller, a first word line of a plurality of word lines of a given block of plurality of blocks of a memory; checking, by the memory controller, an order in which the first word line of the plurality of word lines of the given block of the plurality of blocks was programmed; performing, by the memory controller, a correction process on the first word line responsive to a determination that the first word line was programmed last in the given block of the plurality of blocks; reading, by the memory controller, stored data from the first word line to generate retrieved data responsive to determining that the correction process has completed; and sending, by the memory controller, the retrieved data to a host.
 8. The method of claim 7, wherein performing the correction process comprises programming a second word line of the plurality of word lines of the given block of the plurality of blocks with dummy data, wherein the second word line is adjacent to the first word line.
 9. The method of claim 7, wherein performing the correction process comprises determining if threshold voltages of memory cells coupled to the first word are negative.
 10. The method of claim 7, wherein performing the correction process comprises applying at least one programming pulse to the first word line of the plurality of word lines of the given block of the plurality of blocks.
 11. The method of claim 7, wherein checking the order in which the first word line was programmed comprises checking at least one status flag of a plurality of status flags, wherein each status flag of the plurality of status flags indicates a programming status of a respective word line of the plurality of word lines of the given block of the plurality of blocks.
 12. The method of claim 7, wherein the stored data is encoded with an Error Correction Code (ECC), and further comprising decoding, by the memory controller, the ECC of the stored data dependent upon the retrieved data.
 13. The method of claim 7, wherein each word line of the plurality of word lines is coupled to a plurality of memory cells.
 14. The method of claim 13, wherein each memory cell of the plurality of memory cells comprises a non-volatile memory cell.
 15. A computer-accessible non-transitory storage medium having program instructions stored therein that, when executed by a processor, cause the processor to perform operations comprising: selecting a first word line of a plurality of word lines of a given block of plurality of blocks of a memory; checking an order in which the first word line was programmed; performing a correction process on the first word line responsive to a determination that the first word line was programmed last in the given block of the plurality of blocks; reading stored data from the first word line to generate retrieved data responsive to determining that the correction process has completed; and sending, by the memory controller, the retrieved data to a host.
 16. The computer-accessible non-transitory storage medium of claim 15, wherein performing the correction process comprises programming a second word line of the plurality of word lines of the given block of the plurality of blocks with dummy data, wherein the second word line is adjacent to the first word line.
 17. The computer-accessible non-transitory storage medium of claim 15, wherein performing the correction process comprises determining if threshold voltages of memory cells coupled to the first word line are negative.
 18. The computer-accessible non-transitory storage medium of claim 15, wherein performing the correction process comprises applying at least one programming pulse to the first word line.
 19. The computer-accessible non-transitory storage medium of claim 15, wherein checking the order in which the first word line of the plurality of word lines of the given block was programmed comprises checking at least one status flag of a plurality of status flags, wherein each status flag of the plurality of status flags indicates a programming status of a respective word line of the plurality of word lines of the given block of the plurality of blocks.
 20. The computer-accessible non-transitory storage medium of claim 15, wherein the stored data is encoded with an Error Correction Code (ECC), and the operations further comprising decoding the ECC of the stored data dependent upon the retrieved data. 